Skip to topic
    ← Back to course topics

    The characteristics of contemporary processors, input, output and storage devices — OCR A-Level Computer Science

    Test yourself on The characteristics of contemporary processors, input, output and storage devices with OCR A-Level practice questions.

    Start free

    7 days Premium · Then free forever · No card, no charge

    The characteristics of contemporary processors, input, output and storage devices explained

    This topic covers the internal architecture of contemporary processors, including the roles of the ALU, Control Unit, and registers within the Fetch-Decode-Execute cycle.

    Read the full explanation

    It also examines factors influencing CPU performance, different processor architectures (Von Neumann, Harvard, CISC, RISC), and the application of various input, output, and storage devices.

    What to demonstrate

    1. Functions of the ALU, Control Unit, and specific registers (PC, ACC, MAR, MDR, CIR).
    2. The role of data, address, and control buses in relation to assembly language.
    3. The stages of the Fetch-Decode-Execute cycle and register effects.
    Show all 11 objectives
    1. Factors affecting CPU performance: clock speed, number of cores, and cache.
    2. The purpose and benefits of pipelining.
    3. Distinctions between Von Neumann and Harvard architectures.
    4. Differences between CISC and RISC processors.
    5. The role of GPUs in general-purpose processing.
    6. Characteristics and uses of magnetic, flash, and optical storage.
    7. Distinctions between RAM and ROM.
    8. The concept and purpose of virtual storage.

    The characteristics of contemporary processors, input, output and storage devices exam tips

    Topic Overview

    This topic explores the fundamental components of modern computer systems, focusing on the characteristics of contemporary processors, input/output devices, and storage technologies. You'll learn how processors execute instructions using the fetch-decode-execute cycle, the role of cache memory and pipelining, and how different architectures like RISC and CISC impact performance. Understanding these concepts is crucial for grasping how hardware and software interact to deliver efficient computing.

    Input and output devices are the bridge between users and the machine, while storage devices determine how data is retained long-term. You'll examine various types of storage—magnetic, optical, solid-state—and their trade-offs in speed, capacity, and cost. This knowledge is essential for designing systems that meet specific performance and reliability requirements, whether for a gaming PC or a server farm.

    In the wider OCR A-Level Computer Science syllabus, this topic underpins modules on computer organisation, data representation, and system software. Mastery here will help you tackle more advanced subjects like operating systems, networking, and the impact of emerging technologies. It's also directly relevant to exam questions that ask you to compare architectures or justify storage choices in real-world scenarios.

    Key Concepts
    • →The fetch-decode-execute cycle: the fundamental process by which a CPU retrieves an instruction from memory, decodes it, and executes it using the ALU and control unit.
    • →Pipelining: a technique where multiple instructions are overlapped in execution, improving throughput by dividing the fetch, decode, and execute stages into separate steps.
    • →RISC vs CISC architectures: RISC uses simple, fixed-length instructions for faster execution, while CISC uses complex, variable-length instructions to reduce program size.
    • →Cache memory: small, fast memory located close to the CPU that stores frequently used data and instructions to reduce access time; levels L1, L2, L3.
    • →Types of storage: magnetic (HDD), optical (CD/DVD/Blu-ray), and solid-state (SSD, flash) with trade-offs in speed, durability, capacity, and cost.
    Marking Points
    • Functions of the ALU, Control Unit, and specific registers (PC, ACC, MAR, MDR, CIR).
    • The role of data, address, and control buses in relation to assembly language.
    • The stages of the Fetch-Decode-Execute cycle and register effects.
    • Factors affecting CPU performance: clock speed, number of cores, and cache.
    • The purpose and benefits of pipelining.
    • Distinctions between Von Neumann and Harvard architectures.
    • Differences between CISC and RISC processors.
    • The role of GPUs in general-purpose processing.
    • Characteristics and uses of magnetic, flash, and optical storage.
    • Distinctions between RAM and ROM.
    • The concept and purpose of virtual storage.
    Examiner Tips
    • 💡Be prepared to trace the contents of registers during the Fetch-Decode-Execute cycle.
    • 💡When discussing CPU performance, always link factors like cache or clock speed to the efficiency of the FDE cycle.
    • 💡Use specific examples of storage devices (e.g., SSD vs HDD) when asked to justify their application to a problem.
    • 💡Ensure you can clearly distinguish between the roles of the control bus, address bus, and data bus.
    • 💡When comparing architectures, always mention specific characteristics like instruction set size, addressing modes, and power consumption. Use examples (e.g., ARM for RISC, x86 for CISC) to show real-world application.
    • 💡In questions about storage, justify your choice by linking to the scenario: for a server needing high capacity and reliability, recommend RAID with HDDs; for a laptop requiring speed and portability, recommend an SSD.
    • 💡For processor performance, discuss factors beyond clock speed: cache size, number of cores, pipeline depth, and branch prediction. Show understanding of trade-offs, not just memorised facts.
    Common Mistakes
    • Confusing the roles of the MAR and MDR during the Fetch-Decode-Execute cycle.
    • Failing to explain how bus width or type affects data transfer.
    • Misunderstanding the difference between Von Neumann and Harvard architectures.
    • Assuming GPUs are only used for graphics rendering.
    • Confusing the characteristics of volatile (RAM) and non-volatile (ROM/Storage) memory.
    • Misconception: More cores always mean faster performance. Correction: Performance gains depend on software being parallelised; many tasks are single-threaded and won't benefit from multiple cores.
    • Misconception: Cache memory is the same as RAM. Correction: Cache is much faster but smaller and more expensive; it stores copies of frequently used data from RAM to speed up access.
    • Misconception: SSDs are always better than HDDs. Correction: While SSDs are faster and more durable, HDDs offer higher capacities at lower cost per gigabyte, making them suitable for bulk storage.
    Frequently Asked Questions
    What is the difference between RISC and CISC processors?
    RISC (Reduced Instruction Set Computer) uses a small set of simple, fixed-length instructions that execute in one clock cycle, making it efficient for pipelining and low power consumption—common in mobile devices. CISC (Complex Instruction Set Computer) has a larger set of complex, variable-length instructions that can perform multiple operations per instruction, reducing program size but requiring more complex hardware. Modern processors often blend both approaches.
    How does cache memory improve CPU performance?
    Cache memory stores frequently accessed data and instructions close to the CPU, reducing the time needed to fetch them from main RAM. When the CPU needs data, it first checks the cache (L1, then L2, then L3). A cache hit provides data quickly, while a miss causes a slower fetch from RAM. Larger caches increase hit rates but also cost and power consumption.
    What is pipelining and how does it work?
    Pipelining is a technique where the CPU overlaps the execution of multiple instructions by dividing the fetch-decode-execute cycle into separate stages. While one instruction is being executed, the next is being decoded, and the one after that is being fetched. This increases throughput, though hazards (data, control, structural) can cause stalls. Ideal pipelining can complete one instruction per clock cycle.
    What are the advantages of solid-state drives (SSDs) over hard disk drives (HDDs)?
    SSDs use flash memory with no moving parts, offering faster read/write speeds, lower latency, silent operation, and greater resistance to physical shock. They consume less power and generate less heat. However, they are more expensive per gigabyte and have limited write cycles. HDDs remain cheaper for high-capacity storage and are suitable for archival data.
    How do input and output devices affect system performance?
    Input devices (keyboard, mouse, sensors) and output devices (monitor, printer, speakers) can become bottlenecks if they are slow or use inefficient interfaces. For example, a high-resolution monitor requires a fast GPU and sufficient video memory. The choice of connection (USB, HDMI, Thunderbolt) affects data transfer rates. In real-time systems, latency of I/O devices is critical.
    What is the fetch-decode-execute cycle?
    The fetch-decode-execute cycle is the fundamental process by which a CPU processes instructions. First, the control unit fetches the next instruction from memory (using the program counter). Then it decodes the instruction to determine what operation to perform and what operands are needed. Finally, it executes the instruction using the ALU or other components. The cycle repeats continuously.